| TIP: Click on subject to list as thread! | ANSI |
| echo: | |
|---|---|
| to: | |
| from: | |
| date: | |
| subject: | Commodore PC 02/02 |
(Continued from previous message)
achieve a multiply, or use shifts. Modern Intel processors are much like
a cross between the two. They have CISC instruction sets, yet they have
multiple processors on one CPU to allow concurrent instructions like the
RISC processors. While I'd like to play around with writing RISC based
assembly.... I wouldn't want to do it on a regular basis! Much like
80486+ optimizations, you write your code and you constantly look at the
next and previous instruction to make sure that your not using the same
register in the next or previous instruction, nor accessing memory when
you need an instruction to run at the same time as another.... Any use
of the same instruction on the next instruction causes a stall, any use
of memory read or write causes a stall, etc... If you want to bog down
a 80486, just do something like this:
L0: MOV EAX, EBX
MOV WORD PTR [DI], EAX
SUB EAX, EAX
JMP FAR L1
L1: JMP FAR L2
L2: MOV EBX, EAX
SUB EBX, EBX
RET
Pretty much every instruction generates a stall and causes the CPU to
wait for the previous instruction to finish before starting another....
Basically doing away with most of the benifiets of the 80486 and making
it more like a 80386.... ;-)
---
þ OLXWin 1.00b þ MSI - Connecting The World (tm)
* Origin: electronic chicken bbs - bbs.electronicchicken.com (1:229/200)SEEN-BY: 10/1 11/200 331 34/999 123/500 128/2 187 135/364 222/2 230/150 SEEN-BY: 249/303 250/1 306 261/20 38 100 1381 1406 266/1413 267/155 280/1027 SEEN-BY: 311/1 320/119 219 340/400 393/68 396/45 633/104 260 267 280 712/848 SEEN-BY: 800/432 801/161 189 2320/105 5030/1256 @PATH: 229/200 426 123/500 261/38 633/260 267 |
|
| SOURCE: echomail via fidonet.ozzmosis.com | |
Email questions or comments to sysop@ipingthereforeiam.com
All parts of this website painstakingly hand-crafted in the U.S.A.!
IPTIA BBS/MUD/Terminal/Game Server List, © 2025 IPTIA Consulting™.